ADC

0 LP 0S - 2N
0 % WR 0S - 1N
0 LP
0 % WR 0S - 1N
0 LP

Support

0 LP 1S - 1N
50 % WR 1S - 1N
0 LP